



Design Space Exploration and Optimization of Embedded Cache Systems via a Compiler

Rodric M. Rabbah

Joint work with Krishna V. Palem

Center for Research on Embedded Systems and Technology

Georgia Institute Of Technology

http://www.crest.gatech.edu

The research presented here is funded in part by DARPA contract Nos. F33165-99-1-1499 (DIS) and F30602-00-2-0564 (PACC), HP Labs and Yamacraw


maintaining the data needed, and c including suggestions for reducing	ompleting and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding an	o average 1 hour per response, inclu- ion of information. Send comments arters Services, Directorate for Infor yy other provision of law, no person	regarding this burden estimate of mation Operations and Reports	or any other aspect of th , 1215 Jefferson Davis	is collection of information, Highway, Suite 1204, Arlington
. REPORT DATE 21 MAY 2003		2. REPORT TYPE N/A		3. DATES COVERED	
4. TITLE AND SUBTITLE				5a. CONTRACT NUMBER	
Design Space Exploration and Optimization of Embedded Cache systems via a Compiler				5b. GRANT NUMBER	
via a Complici				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Center for Research on Embedded Systems and Technology, Georgia Institute of Technology				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAIL Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited			
13. SUPPLEMENTARY NO The original docum	otes nent contains color i	mages.			
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFIC	17. LIMITATION OF ABSTRACT	18. NUMBER	19a. NAME OF		
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	UU UU	OF PAGES 4	RESPONSIBLE PERSON

Report Documentation Page

Form Approved OMB No. 0704-0188



High Performance Embedded Processors Conventional Design Flow




- Current strategy is ad hoc engineering
- The system engineer is on the critical path
- High engineering costs
 - How can the lessons learned from one design be used in new contexts?
- Slow time-to-market




Desiderata – A New Paradigm

- Is it possible to capture, quantify, and characterize the virtual program behavior?
- Is it possible to track or measure the program behavior as a result of the applied compiler optimizations?
- Is it possible to interpret the virtual program behavior in light of an architectural context?
 - Evaluation of the architecture without actual synthesis

Our Fundamental Philosophy









Example Design Space Exploration Via Data Remapping

- Remapping reduces the size of the working set and decreases the demand bandwidth of the application
- We may leverage the benefits afforded by data remapping to optimize the architecture
 - Tradeoff cache size and performance
 - Halving of the cache requirements as well as the power consumed while preserving performance goal
- Systematic exploration of the design space based on quantitative measures